.
CRML
.
Blocks
.
Logical
.
Heaviside
Heaviside function
Information
The Boolean output y is a step signal:
Generated at 2026-07-26T20:40:21Z by
OpenModelica
OpenModelica 1.27.0 using
GenerateDoc.mos