* this is intended to validate the VCVS_DQ model, pll and dq transform. * expected results:
** VCVS_DQ.v [:] = rxline1.v2 [:] ** VCVS_DQ.i [:] close to 0.
* input to the controlled voltage source (VCVS_DQ) is V_dq from the PLL.