.Modelica.Electrical.Digital.Examples.RAM

Simple RAM test example

Information

This example is a simple and incomplete test of a single DLATRAM component. After simulation until 400 s plot dLATRAM.addr[1], dLATRAM.addr[2], and dLATRAM.dataOUT[1], dLATRAM.dataOut[2]. The address inputs are prescribed with all possible combinations of logic values. It can be checked in which cases of address values the output is 'X' or '0'.


Generated at 2025-06-06T18:20:43Z by OpenModelicaOpenModelica 1.25.0 using GenerateDoc.mos