Wired node with multiple input and one output
Wires n input signals in one output signal, without delay.
Resolution table is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd
- January 22, 2010 created by Ulrich Donath
Generated at 2026-01-26T19:13:52Z
by OpenModelicaOpenModelica 1.26.1 using GenerateDoc.mos