.Modelica_DeviceDrivers.EmbeddedTargets.STM32F4.Types.PLLP

Information

Main PLL devision factor for system clock

Definition

type PLLP = enumeration(DIV_2, DIV_4, DIV_6, DIV_8);

Generated at 2024-05-18T18:16:21Z by OpenModelicaOpenModelica 1.22.4 using GenerateDoc.mos