.Modelica_DeviceDrivers.EmbeddedTargets.STM32F4.Types.PLLP

Main PLL devision factor for system clock

Definition

type PLLP = enumeration(DIV_2, DIV_4, DIV_6, DIV_8);

Generated at 2025-04-28T18:20:06Z by OpenModelicaOpenModelica 1.25.0 using GenerateDoc.mos