.Modelica_DeviceDrivers.EmbeddedTargets.STM32F4.Types.PLLP

Main PLL devision factor for system clock

Definition

type PLLP = enumeration(DIV_2, DIV_4, DIV_6, DIV_8);

Generated at 2025-04-03T18:24:42Z by OpenModelicaOpenModelica 1.24.5 using GenerateDoc.mos