.Modelica_LinearSystems2.Controllers.UnitDelay

Delay the input by a multiple of the base sample time if discrete block or y=u if continuous block

Information

If discrete block, the output y is sampled and is the value of the sampled input signal u at the previous sample instant, where sample time = sampleClock.sampleTime * sampleFactor and sampleClock.sampleTime is defined globally in the outer component sampleClock and sampleFactor is an Integer parameter of component UnitDelay.

If continuous block, the output y is identical to the input u.

Generated at 2025-04-01T18:24:36Z by OpenModelicaOpenModelica 1.24.5 using GenerateDoc.mos