.SMPS.PWM.DutyCycleD

A PWM modulator that implements the given duty cycle, i.e., 100*d percent of the switching period, the output signal is high, th remaining 100*(d-1) percent of the switching period, the output signal is low.
Generated at 2025-04-02T18:24:35Z by OpenModelicaOpenModelica 1.24.5 using GenerateDoc.mos