.SMPS.PWM.DutyCycleD

Information

  A PWM modulator that implements the given duty cycle,
  i.e., 100*d percent of the switching period, the output
  signal is high, th remaining 100*(d-1) percent of the
  switching period, the output signal is low.
  

Generated at 2024-11-22T19:25:38Z by OpenModelicaOpenModelica 1.24.2 using GenerateDoc.mos