A PWM modulator that implements the given duty cycle,
i.e., 100*d percent of the switching period, the output
signal is high, th remaining 100*(d-1) percent of the
switching period, the output signal is low.
Generated at 2026-01-17T19:13:54Z
by OpenModelicaOpenModelica 1.26.1 using GenerateDoc.mos