.FMITest.VirtualLoops.SRFlipFlop

Information

SR Flip Flop model that leads to a loop structure, but it is an artifical loop due to a memory element (pre)

Contents

NameDescription
ReferenceReference solution in pure Modelica
WithFMUsReferenceReference solution in pure Modelica using exactly the same structuring as in Model WithFMUs
WithFMUsSolution with FMUs
FMUModelsFor all models in this package an FMU must be generated

Generated at 2024-05-29T18:16:16Z by OpenModelicaOpenModelica 1.22.4 using GenerateDoc.mos